CalebChen768/8bits-cpu-model
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
8 Commits 1 Branch 0 Tags 11 MiB
Verilog 100%
main
Go to file
CalebChen db539c105e Update README.md
2022-10-08 09:45:09 +08:00
sim Final version 2022-10-07 17:17:24 +08:00
source Final version 2022-10-07 17:17:24 +08:00
vivado_blk_mem Create block_memory_generator.md 2022-10-07 17:29:43 +08:00
README.md Update README.md 2022-10-08 09:45:09 +08:00

README.md

八位模型机实现

链接 ➡️：https://caleb.ink/index.php/archives/40/
注 ⚠️:RAM模块调用了Vivado的RAM ip核，大小为64*8bits